I. INTRODUCTION
For the past few years scanning capacitance microscopy ͑SCM͒ has proven to be a quick, nondestructive and convenient technique for two-dimensional ͑2D͒ dopant and carrier profiling of submicron devices. The quantitative capabilities of this technique have been demonstrated on nonjunction test structures [1] [2] [3] [4] [5] [6] and on structures with p -n junctions. [7] [8] [9] [10] [11] Since the dopant distribution is engineered to establish the electrical properties of microelectronic devices there is a need for an analytical technique which is able to directly characterize the electrical properties of these devices as well. Most electrical characterization techniques are based on electrical testing of active devices after fabrication ͓current-voltage (I -V) and capacitance-voltage (C -V) measurements͔. These characteristics are used to evaluate and extract parameters for tuning electrical device simulators and fabrication processes. Recently, an inverse modeling approach has been used to extract 2D dopant profiles from these electrical measurements. 12 As the device dimensions shrink, new physical and geometrical phenomena become significant which impact both process modeling and device simulations. 13 An analytical technique able to provide direct carrier distribution information in an active device operating under different electrical conditions provides a new method for understanding and improving devices.
Recently, a nano-potentiometry technique has been applied to analyze the potential distribution of a crosssectioned active device. Trenkel et al. 14 have demonstrated the ability of this method to map the 2D potential ͑re͒distri-bution on the n-type metal-oxide-semiconductor ͑NMOS͒ transistor under applied gate and source/drain voltages.
However, large contact forces are needed in this method for the tip to mechanically penetrate through the native oxide on the Si surface and provide reliable electrical contact for the nano-potentiometry measurements. This causes damage of the cross-sectioned surface on the active device and may cause additional surface leakage ͑and therefore, disturbance of measured data͒ during measurement. In contrast, a high quality dielectric layer on a cross-sectioned surface is used in successful SCM measurements. The surface passivation and insulation technique developed for the SCM can be directly used to minimize leakage current of a cross-sectioned device under bias. Moreover, the SCM tip is operated under a relatively small contact force to provide topographic feedback control. Under this condition the SCM tip induces negligible damage to the cross-sectioned insulating layer during measurement.
The SCM capabilities of quantitative delineation of metallurgical and electrical ͑electron concentration is equal to hole concentration͒ junctions have been demonstrated in our previous work on a variety of passive devices. 11 It has been shown that under proper experimental conditions the dopant profile and carrier distribution measured by SCM agree well with the corresponding 1D secondary ion mass spectrometry ͑SIMS͒ profile and calculated carrier distribution in source/ drain regions. With the success of these comparisons, the 2D mapping of the dopant distribution and electrical junction location has been demonstrated. This article presents our results on the SCM measurement of dopant and carrier distribution on an active device operating under forward and reverse dc bias applied to the source/drain regions. The same methodology for delineating the 2D metallurgical and electrical junctions location developed for passive devices is apa͒ Electronic mail: zavyal@physics.utah.edu plied to an active p-type metal-oxide-semiconductor ͑PMOS͒ device. The SCM data is converted to the dopant profile using a standard nonjunction SCM conversion model and algorithm.
II. EXPERIMENTAL SETUP
For the SCM experiments, we used a Nanoscope III Atomic Force Microscope ͑AFM͒ with a Dimension 3000 head manufactured by Digital Instruments, which is a standard contact-mode AFM with a capacitance sensor for measuring the tip-sample capacitance. The basis of the SCM technique and the main operating modes are described elsewhere. [1] [2] [3] [4] [5] The SCM data presented in this work is measured in the ⌬C mode ͑⌬Vϭconstant͒. In this mode, a harmonic ac bias ͑applied between the tip and the sample͒ is held constant while the change in capacitance (⌬C) is measured as a function of dopant and carrier distribution in different regions of the device.
The basic concepts of quantitative SCM measurements on p -n junction structures were described previously. 11 In Fig.  1͑a͒ an example of a SCM signal measured in ⌬V ϭconstant mode across a p ϩ -n junction in the source/drain region is shown. Following the work in Ref. 11 , four different regions of p ϩ -n junctions are identified in Fig. 1 . Regions I and IV are the quasineutral p ϩ -type and n-type sides of the junction. The carrier densities in these regions are dominated by majority carriers and at room temperature are approximately equal to the dopant densities. Region II within the n-type substrate is inverted by the built-in junction potential, i.e., there are more holes than electrons, even though it is doped n-type. Region III is in depletion ͑electrons are the majority carriers but with a density below the doping level͒. The electrical junction ͑intrinsic p-and n-type carrier density͒ is found between these two regions ͑noted as i in Fig. 1͒ . The electrical junction ͑EJ͒ position is found in the ⌬C signal as the transition between p-type response ͑nega-tive ⌬C signal͒ and n-type response ͓positive ⌬C signal in Fig. 1͑a͔͒ , i.e., the zero crossing.
To convert the SCM data to the doping concentration, the SCM first order conversion algorithm ͑currently DPACK 3.0͒ described elsewhere 1-3 is used. The capability of this algorithm was extended to convert both ⌬Cϭconstant (⌬Vmode͒ and ⌬Vϭconstant (⌬C mode͒ SCM data. Our experience with SCM dopant profiling on nonjunction samples has shown that the accuracy of quantitative conversion of ⌬Vϭconstant data is approximately the same as of ⌬Cϭconstant data at least in a dopant range of 10 20 -10 17 cm
Ϫ3
. Because this conversion algorithm was designed for nonjunction samples ͑only p-and n-type response without change in the ⌬C signal sign͒ the modulus of the ⌬C signal is used to calculate the dopant density ͓see Fig. 1͑b͔͒ . Within this approach the information on the sign of SCM response is lost. The dopant density measured in region I corresponds to the acceptor atom distribution while the donor doping level ͑substrate͒ is measured in region IV ͓Fig. 1͑c͔͒. By an analogy with ⌬Cϭconstant data conversion, 11 the converted ⌬C SCM data near the intrinsic point i appears as a rise in doping concentration. Therefore, within this method the measured position of EJ is defined by the position of the peak in the converted SCM data ͓see Fig. 1͑c͔͒ .
It has been shown that the apparent position of EJ measured by SCM strongly depends on the dc offset ͑used to compensate the C -V curve flatband shift͒ applied between the tip and the sample. [8] [9] [10] [11] At least three SCM images with different dc offsets should be measured for quantitative doping profiling ͑in regions I and IV͒ and for 2D electrical junction delineation within regions II and III. 11 For example, the SCM data shown in Fig. 1 have been measured with a dc offset that is optimized for the heavily doped region I, to measure the dopant profile in this region down to the substrate level of 10 15 cm Ϫ3 . Under this condition, the measured EJ position is shifted ͑as compared with the calculation͒ toward the lightly doped substrate. If a dc offset is optimized for the lightly doped substrate the measured EJ position is shifted toward the heavily doped region I.
On the other hand, a dc bias ͑forward or reverse͒ applied directly to the device across the p -n junction also shifts the EJ from its equilibrium position. This EJ shift is then recorded by the SCM in the same way as an apparent EJ shift under the dc offset ͑applied between the tip and the sample͒ as described above. For this reason, it is important to maintain the same tip to sample dc offset bias to identify the EJ shift due to p -n junction biasing alone.
III. SAMPLE PREPARATION
A special test structure has been designed for this experiment. PMOS devices have been fabricated using 0.25 m complementary metal-oxide-semiconductor ͑CMOS͒ tech-FIG. 1. ⌬C SCM signal measured across p -n junction in the source/drain region ͑a͒ and ͑b͒. On the graph ͑c͒ the SCM data converted to the dopant profile is compared with SIMS data and carrier distribution calculated using SIMS dopant profile.
nology. A cell of four transistors was prepared by implanting boron ions into an n-type well ͑with doping concentration of N d ϳ10 17 cm Ϫ3 ͒ forming the source and drain regions between the gates. Within one cell the effective gate length is varied from 0.28 to 1.0 m. To provide electrical contacts to the source, drain and gate, standard integrated circuit technology has been used. All four devices share a common gate, common source and common drain. The bonding pads ͑100 ϫ100 m͒ to all regions of the device were prepared on the bottom of the test structure allowing the cross sectioning of the devices ͑ϳ2 mm width͒ from the top of the cell. To attach wires to the bonding pads, a conductive epoxy has been used.
After device fabrication, the active transistors are bonded, passivated, and encapsulated. However, the cross-sectioned surface of these transistors is exposed to the ambient air, water, and different products left after the sample preparation procedure. Therefore, surface leakage may strongly influence the electrical behavior of the active devices. Analyzing different surface treatments, Trenkler et al. 14 found that the cross sectional polishing turned out to be the most reliable technique to minimize surface leakage and therefore, the influence of the exposed surface on the device electrical behavior. The cross-sectional sample preparation technique developed for SCM fulfills these passivation requirements for active device. This technique is described elsewhere. 3, 15 The final polishing step uses a colloidal silica solution to provide surface insulation and passivation. To improve the electrical and charge properties of the insulator-semiconductor interface, a low temperature heat treatment under ultraviolet exposure is used. 15 No additional procedure is used to prevent leakage current on the cross-sectional surface of the active device. The electrical connection to the bonding pads is established after the sample polishing procedure.
Several samples prepared in the same way have been examined. It is found that in some cases, significant leakage can occur. In Fig. 2 , the ⌬C SCM image is shown together with the deflection signal image taken simultaneously. When the dc bias applied to the drain region is turned off and back on ͑see bottom part of the images͒ drift of the AFM tip is observed. As measured, the drain current for this sample ͑all other regions of the device are connected to the common ground͒ is about 1 mA and more than an order of magnitude higher than for other ͑good͒ samples. The origin of this drift is not well understood at the present time. The direction of the AFM drift does not depend on the current polarity. We have assumed that this drift is due to local heating by this current ͑the average power consumption is about 1 mW͒. This drift has been observed in some cases when excess current through the device was recorded while biasing either source, drain or gate.
In Fig. 3 , the ⌬C SCM and deflection signal images are shown for the sample with low leakage current. In this case no distortion of the topography ͑deflection͒ image is observed when the source/drain bias is varied from 0 to 5 V. For SCM measurements on the active devices, the samples with small device current and no distortion of the topography image have been chosen. Figure 4 shows 2 D dopant/carrier profiles converted directly from ⌬C SCM data that are taken on an active crosssectioned PMOS device. During measurements the gate and well contacts are connected to a common ground while the variable dc potential is applied simultaneously to the source and drain ͑s/d͒ of the device. Since the 2D p ϩ -n junction is formed between the heavily doped source/drain regions and the well, the images in Fig. 4 represent the 2D map of the SCM dopant/carrier profile under zero ͓Fig. 4͑a͔͒, reverse ͓Fig. 4͑b͔͒, and forward biased ͓Fig. 4͑c͔͒ source/drain junctions of the device. The vertical line cuts of these dopant profiles taken across the p ϩ -n junction in a drain region are shown in Fig. 5͑a͒ .
IV. EXPERIMENTAL RESULTS AND DISCUSSION
Due to a relatively deep dopant profile ͑about 220 nm͒ in the source/drain region, the spatial positions of the metallurgical junction ͑MJ͒ and EJ are separated and well resolved by the SCM ͓see Fig. 5͑a͔͒ . To achieve this, the SCM dc offset during measurements is set to compensate the C-V curve flat band shift on the heavily doped p ϩ side of the junction. As shown previously, 11 the SCM dopant profile within this setup fits well the real dopant distribution in the p ϩ region ͑region I in Fig. 1͒ but deviates from the substrate doping level in region IV. The measured position of the EJ is shifted toward the lower doped substrate by ϳ30 nm from its calculated equilibrium position. Since the SCM dc offset is kept constant during all measurements we believe that this apparent SCM induced shift is approximately the same for all source/drain biases. With this assumption the measured relative shift of the EJ reflects a real movement of the EJ under the source/drain bias. As seen in Fig. 5͑a͒ , under the reverse bias V s/d ϭϪ2.5 V the EJ shifts ϳ25 nm from its equilibrium position toward the lightly doped substrate reflecting the broadening of the built-in depletion region under reverse bias. Under the forward bias V s/d ϭ1 V the EJ shifts ϳ40 nm toward the heavily doped region manifesting the narrowing of the built-in depletion region.
2D carrier distribution under active device bias is of great practical interest. The 2D movement of the EJ under a source/drain bias is clearly seen in Fig. 4 . The bright line ͑the peak in the dopant density shown in Fig. 5͑a͒ represents the spatial position of the EJ on these images, while the dark region is the n-well. The lightly doped p-substrate is seen as a light region on the bottom part of the images. During the SCM measurements with forward bias V s/d ϭ1 V ͓see Fig.  4͑c͔͒ this voltage is switched to V s/d ϭ0 V and back to V s/d ϭ1 V while scanning in the source and drain regions. The steps on the bright line reflect the EJ movement under this switching. It is seen in Fig. 4 that with the source/drain biasing the effective electrical channel length L EJ ͑the lateral distance between the SCM measured source and drain electrical junctions under the gate͒ is changing.
Lateral line cuts of the 2D dopant profile data about 80 nm underneath the gate are shown in Fig. 5͑b͒ . Under reverse bias the effective electrical channel length L EJ is reduced by 120Ϯ10 nm, while under the forward bias it increases by 110Ϯ10 nm, as compared with the equilibrium case. The lateral shift of the EJ of the source or drain (L EJ /2) is unexpectedly larger than the shift measured in the vertical direction. The vertical EJ shift is ϳ25 nm under reverse bias ͑ϳ40 nm under forward bias͒ and the corresponding lateral shift of the EJ of the source or drain is ϳ60 nm under the same reverse bias ͑ϳ55 nm under forward bias͒.
At the present time we do not have a proper explanation of this phenomena. It is possible that this effect is caused by the finite lateral separation between source and drain. Under zero bias for this sample, the vertical EJ is about 250 nm from the surface. The gate width is about 280 nm, and so in the lateral direction underneath the gate, the depletion regions created by the source and drain p -n junctions overlap. This means that the lateral carrier distribution is very different from that in the vertical direction. As a consequence, carrier injection under forward bias and additional depletion under reverse bias can cause different EJ shifts vertically and laterally. On the other hand, the SCM tip induced perturbation can also cause this effect. Depending on the dc offset during measurement, the SCM tip induced perturbation may cause a different shift of the measured position of EJ in the lateral and vertical direction. This SCM induced perturbation can be different for forward and reverse biased devices because of different built-in potentials and carrier concentrations near the intrinsic point ͑EJ͒. Unfortunately, the lack of detailed information on the well dopant concentration and dopant distributions in source/drain regions does not allow us to provide careful simulations of these effects.
The device simulator MEDICI 4.0 from Avant is used to calculate the 1D carrier concentration under p ϩ -n junction biases in the vertical direction. As an input to the simulator the vertical dopant profile measured by the SCM has been used. Results of calculations are shown in Fig. 6 . Qualitatively, the predicted shifts of the EJ under forward and reverse biases agree with the SCM measurements. However, the quantitative agreement is poor. While the device simulator predicts the EJ shift on the order of 10-15 nm the SCM measured shift is on the order of 25-40 nm.
There are several possible reasons for these discrepancies. First, the wire attachment to the bonding pads is made by a conductive epoxy. Due to the small amount of epoxy used to make connection to the bonding pads, these contacts exhibited high resistance so that the real voltage that drops across the p -n junction remains unknown. For this reason the voltages used in the simulation have been reduced from the voltages applied in the experiment. Increasing the voltages used in the simulation still does not give quantitative agreement with the experiment. The simulation, however, does provide a relation between an applied bias voltage and the EJ shift for an ideal sample. A second possible source of error in the comparison is the lack of SIMS data to determine well doping level. If the well doping is lower than the value of 10 17 cm Ϫ3 that is used in the simulator there would be a larger movement of the EJ in response to an applied bias. Third, for the EJ junction delineation the SCM dc offset should be set properly as it is described in work. 11 Unfortunately, during the measurements we lost contact to the device and were not able to make additional measurements.
Taking the above into account, the experimental results presented here are qualitative rather than quantitative. Nevertheless, we believe that with improved SCM modeling, and elimination of the above experimental problems, quantitative information on the electrically biased device can be obtained by the SCM technique. Further experimentation and electrical device modeling ͑at least in two dimensions͒ are needed.
V. CONCLUSION
The SCM technique has been successfully applied to the study of two dimensional dopant and carrier distribution in a source/drain region of an actively biased PMOS device. To the best of our knowledge, it is the first attempt to analyze the carrier ͑re͒distribution in an active device using SCM. These experiments were conducted only by applying a bias between the source/drain and the well. Much more information could be obtained by controlling the individual voltages to source, drain, gate and well. It has been observed that the lateral shifts of electrical junction position under bias are different from those in the vertical direction. It is possible that this effect reflects different carrier redistribution under biasing vertically and laterally due to the lateral proximity of the source and drain p -n junctions under the gate. The present results demonstrate at least qualitatively the ability of the SCM method to provide information on the carrier distribution in an active device.
